US9405873B2 - Method for Improved Accuracy of a Substrate Parasitic-Resistance Extraction in a Circuit Simulation