US9768056B2 - Method of Manufacturing High Resistivity SOI Wafers with Charge Trapping Layers Based on Terminated Si Deposition