US20070104014A1 - Circuit arrangement for generating an n-bit output pointer, semiconductor memory and method for adjusting a read latency