US20160105185A1 - Clock Distribution Architecture for Logic Tiles of an Integrated Circuit and Method of Operation Thereof