US20160147536A1 - Transitioning the Processor Core from Thread to Lane Mode and Enabling Data Transfer Between the Two Modes