US20220180910A1 - MEMORY BIT CELL CIRCUIT INCLUDING A BIT LINE COUPLED TO A STATIC RANDOM-ACCESS MEMORY (SRAM) BIT CELL CIRCUIT AND A NON-VOLATILE MEMORY (NVM) BIT CELL CIRCUIT AND A MEMORY BIT CELL ARRAY CIRCUIT